In this paper, for the first time, a two-dimensional (2D) analytical sub-threshold model for sub-50 nm multi-layered gate dielectric recessed channel (MLaG-RC) MOSFET is presented and investigated using an ATLAS-2D device simulator, to counteract the large gate leakages and increased standby power consumption that arise due to continued scaling of SiO 2 -based gate dielectrics. The 2D model has been developed using a cubic polynomial potential distribution approach and includes the evaluation of surface potential, electric field along the channel, threshold voltage, drain-induced barrier lowering (DIBL), sub-threshold drain current and sub-threshold swing using the minimum surface potential. A good agreement between the model predictions and device simulation results is obtained, verifying the accuracy of the proposed analytical model.
Introduction
The steady downscaling of device dimensions over the past few decades has been the main stimulus in the growth of integrated circuits and information industry. The pervasiveness of silicon-based ICs in electronic systems continues as the industry moves into the ultra-large-scale integration (ULSI) age. As the MOSFET dimensions scale down to the sub-50 nm regime, further scaling down of SiO 2 gate dielectric leads to high direct tunneling gate leakage current, which in turn causes increase in device power consumption. This critical issue necessitates the introduction of high-K materials for Sub-50 nm technology node so that the physical thickness of the oxide layer (t ox = t ox1 + t ox2 ) increases, keeping the effective oxide thickness (EOT) same. High-K dielectrics have lower leakage current than SiO 2 for the same EOT, because of the larger physical thickness of high-K dielectric. Increasing physical gate dielectric thickness, however, results in a higher gate-fringing field that reduces the gate control and aggravates short channel effects (SCEs) [1] [2] [3] [4] [5] [6] [7] . Thus, an ultra thin SiO 2 interlayer between the high-K layer and silicon substrate was introduced (resulting in a multi-layer gate structure) to improve the interface quality and stability. The CMOS transistors designed with multi-layer high-K gate dielectrics achieve the expected high drive current performance and lower leakage current, thereby proving its efficacy for high performance CMOS logic applications. The metal gate/high-K dielectric and SiO 2 multi-layered gate architecture exhibit negligible gate oxide leakage and channel mobilities close to SiO 2 [4, 7] . Further, to achieve higher speeds and higher packing densities, gate length miniaturization is the key parameter, but it leads to SCEs and hot carrier effects. Recessed channel (RC) MOSFET [8] [9] [10] [11] [12] structures are considered as potential candidates to suppress and overcome SCEs, punch-through and DIBL even at gate lengths down to the sub-50 nm regime because negative junctions can be fabricated without any increase in the series resistance and hence, for use in CMOS ULSI circuits. MLaG-RC MOSFET design, considered in this study integrates the desired features of multi-layered gate architecture [4] [5] [6] such as improvement in gate controllability and reduction in gate leakage and tunneling effects; and those allied with RC MOSFET [8] [9] [10] [11] [12] such as excellent hot carrier immunity, SCE and punchthrough suppression, thereby enhancing the gate controllability over the channel and the electrical and switching characteristics in terms of DIBL, subthreshold swing and hot carrier effects. Thus, multi-layered dielectric gate architecture in conjunction with recessed channel structure is of paramount importance in nanoscale devices. Although the proposed MLaG-RC structure has not yet been fabricated, recessed channel MOSFET and multi-layered gate structures (i.e. gate oxide stack) have already been fabricated; and thus, the fabrication feasibility of such a structure (i.e. MLaG-RC) seems possible due to various integration schemes reported in the literature. For the feasibility of the recessed channel MOSFET structure, several integration schemes have been suggested such as plasma etching and LOCOS isolation [8] , reactive ion etching and LOCOS isolation technique [9] , self-aligned CMP, where, the self-aligned process was defined by the groove etching and polysilicon CMP steps [13] , and shallow trench isolation (STI) where gate oxide films were produced with a conventional furnace and the oxide films for gate electrode was deposited by LP-CVD at 850C [14] . Moreover, in addition to this, fabrication schemes are also available for high-K gate stack architectures such as reactive sputtering and oxidation [15] ; atomic layer deposition technique [16] and plasma nitridation coupled with metal-organic chemical vapor deposition (MOCVD) [17] . Nevertheless, history has shown that what is only theoretical, and practically unfeasible when first proposed, may well become practical and even useful as technology advances.
Nobel Laureate Professor Herb Kroemer has pointed out that his initial ideas on the HBT were not able to be realized in devices until more than two decades with the emergence of MBE. The MLaG-RC MOSFET (figure 1), is thus proposed with an optimistic outlook.
To gain insight into the effectiveness of MLaG-RC MOSFET design, a simple 2D analytical model has been developed by solving the 2D Poisson equation and the modeled results are validated using the ATLAS-2D device simulation [18] results. Standard TCAD tools can be set up very easily to analyze the structures. However, in order to optimize the operation of the proposed structure, an accurate understanding of the physical behavior and physical phenomena occurring in the device is a must. Two-dimensional (2D) analytical model enables a systematic, fast, physics-based analysis of MLaG-RC MOSFET which is needed prior to fabrication. Once verified through simulated data, the proposed model can further be used by the designers for fabrication of the device. The expressions for the surface potential and electric field distribution under the two metal gates are also presented. The analysis is then extended to the threshold voltage, subthreshold slope and sub-threshold drain current model, based on the minimum surface potential, for MLaG-RC MOSFET design. The accuracy of the model is verified by comparing the model results with the simulation results using the ATLAS-2D device simulator [18] .
The TCAD simulations have been carried out using the ATLAS device simulator running on SUN-BLADE-2000 workstation with two 1.05 GHz UltraSPARC III processors. In the case of simulations, a separate file needs to be run for any change in the structural parameters. The machine takes a computational time of 1928.34 s to evaluate subthreshold electrical characteristics upto I ds -V gs . However, using the proposed analytical model, the device performance analysis with the same set of structural parameters takes just 60 s to evaluate sub-threshold electrical characteristics upto I ds -V gs on a P-IV system having a system frequency of 2.4 GHz. In the TCAD simulation for sub-nanometer devices, the well-known drift-diffusion method is not adequate because it ignores the non-local transport of carriers and the carrier heating. Tools now widely used for simulation of high-bias and small-size devices are the hydrodynamics energy transport model. In our simulation, we adopt the hydrodynamic energy transport model which includes the continuity equations, momentum transport equations, energy balance equations of the carriers and the Poisson equation. It can model the non-local transport phenomenon, and hence presents a higher accuracy than the drift-diffusion method. We adopt the CONMOB (concentration-dependent mobility) model for low field mobility. In that model, the mobility is only related to the doping density. In high field, we adopt the TMPMOB model, which takes into account the dependence on electric fields both parallel and perpendicular to the direction of current flow, and uses an effective electric field calculated from carrier temperature in the mobility calculations. For the same reason, we chose Newton's method (or the coupled method) to solve those equations included in the hydrodynamic energy transport model. The ATLAS simulated mesh profile of the proposed MLaG-RC MOSFET design is shown in figure 1(c). . The channel doping concentration (or substrate doping density), N a , is also uniform. Assuming the impurity density in the channel region to be uniform, the potential distribution ψ(x, y) in the silicon film in the weak inversion region can be given as
Model formulation

Two-dimensional potential and electric field analysis
where ε si is the dielectric constant of silicon, q is the electronic charge and d is the groove depth. Y d , EOT and L eff are the depletion layer thickness, effective oxide thickness of the gate and the effective channel length respectively; which are defined as follows.
The depletion layer thickness, Y d, is approximately given by
where ψ f is the Fermi potential and is given by
where n i is the intrinsic carrier concentration, K B is the Boltzmann constant and T is the room temperature. The effective gate oxide thickness, EOT, is given by
where t ox1 and t ox2 are the thicknesses of SiO 2 and high-K dielectric layers respectively; and ε ox1 and ε ox2 are the corresponding permittivity of the two-gate dielectric layers. The effective channel length, L eff , is given by
where NJD is the negative junction depth defined as NJD = d + t ox − X j and X j being the junction depths of the S/D regions. The potential profile in the channel region can be approximated by a simple cubic function as
where ψ S (x, d + EOT) is the surface potential and K 1 (x), K 2 (x) and K 3 (x) are the arbitrary coefficients. In the proposed structure, the flat-band voltage of the gate metal, M, is given by
where M is the metal work function and Si is the silicon work function given by
where χ Si is the electron affinity of silicon and E G is the bandgap of silicon at 300 K. In the analytical model, the corners have been smoothed out in such a way that I, II, III (marked in figure 1(b) ) are all equivalent to EOT leading to an underestimation of the position of the corner by ε. It is found that if ε/L eff < 5%, the analytical model results are in close proximity to the simulated results. In our analysis, for NJD = 10 nm and varying the gate lengths from L = 100 nm to 40 nm, the error ε/L eff varies from 3% to 5%; and for NJD = 30 nm with gate lengths varying from L = 100 nm to 40 nm, the error ε/L eff varies from 2% to 4%. In the case of gate lengths less than 40 nm, ε/L eff becomes greater than 5% and hence the corner effects in modeling cannot be ignored.
The Poisson equation under the gate region is solved using the following boundary conditions:
(1) Electric flux at the gate-oxide/Si interface is continuous.
Thus
where
, where ε ox1 is the permittivity of SiO 2 .
(2) Potential at the depletion edge is V sub ,
where V sub is the substrate bias. 
where V ds is the applied drain-to-source bias. Using boundary conditions, i.e. (9)- (13) and substituting into (6), the coefficients K 1 (x), K 2 (x) and K 3 (x) are obtained as
is the gate oxide capacitance per unit area and β 1 , β 2 and β 3 are the constants given by
Thus, the surface potential ψ s (x, d + EOT) under the gate region can be obtained by substituting (6) into (1) and is given as
where ξ is the device characteristic length defined as
Using the boundary conditions (12) and (13) at source and drain end respectively, δ S and δ D are obtained as
The surface electric field distribution can be obtained by differentiating the channel potential at the surface (i.e. at y = d + EOT) given by (18) :
and is found to be expressed as
Position of minimum surface potential and threshold voltage analysis
The threshold voltage, V th , is defined as the gate-tosource voltage, V gs , at which the minimum surface potential ψ S (x min , d + EOT) equals 2ψ f , where x min is the position of minimum surface potential and is evaluated by
The values of x min can be evaluated numerically by solving
Thus, the corresponding minimum surface potential can be obtained using (18) and (23) as
Hence, substituting ψ S (x min , d + EOT) = 2ψ f and V gs = V th in (27), we obtain the expression for the threshold voltage as
Thus, the position of the minimum surface potential is very important in determining the threshold voltage and subthreshold swing in the device.
Sub-threshold slope and sub-threshold drain current model
Sub-threshold swing is a pre-requisite in the sub-threshold regime of device operation, to design analog switches [19] , low voltage and low standby power dissipation circuits in CMOS technology. Moreover, for a device to have good turn-on or switching characteristics, this device characteristic parameter should be as small as possible. S can be expressed in terms of minimum surface potential [20] and is given by The sub-threshold current is the leakage current that affects the dynamic circuits and determines the standby power consumption in VLSI. The sub-threshold regime mainly describes the switching behavior of the device and is particularly important for low-power applications. It is, thus, essential to maintain good sub-threshold characteristics. The sub-threshold drain current is obtained using the minimum surface potential, ψ S (x min , d + EOT) from (27) and is given by
where µ is the electron mobility extracted from device simulation [18] using the concentration-dependent low field mobility (CONMOB) model and the parallel electric-fielddependent (FLDMOB) model.
Results and discussion
In a multi-layered gate dielectric system, an extra-thin low-K interfacial layer is introduced between the high-K layer and the silicon layer to improve the interface quality and stability. Thus, due to the continuity of displacement current at the interface of High-K/ SiO 2 system, high fringing fields are focused into the low-K dielectric layer [5] . This electrical focusing alters the effect of fringing fields on the device performance. The modeled surface potential and electric field distribution with the normalized channel position for MLaG-RC and conventional RC MOSFET designs are shown in figures 2 (a) and (b), along with the simulated results. A close proximity between the modeled and simulated results validates the model. A slight increase in potential barrier near source end is seen for MLaG-RC design (i.e. with higher ε ox2 ) . This is due to the increased gate controllability on the inversion charge density achieved using higher ε ox2 . Incorporation of multi-layered high-K dielectric system facilitates physically thicker gates, thereby permitting the scaling of gate oxide thickness and thus, increasing gate control over the channel. The potential barrier is, however, raised to prevent electron injection from source, in order to maintain a balance between charges in the semiconductor and gate according to MOS electrostatics. Further, figure 2 reflects nearly 13% lower electric field near the drain end for the proposed design, thus reducing gate leakage current and hence, enhancing the hot carrier immunity. Figure 3 depicts the electron temperature and electron velocity variation, for MLaG-RC and RC MOSFET designs, with the normalized channel position. The hot carriers (i.e. electrons) in the high electric field drain region, as measured in terms of electron temperature, serves as a key for evaluating hot electron-induced device degradation. Results clearly reveal a lower electron temperature near the drain end for the proposed design, about 15.7% lower than the conventional RC MOSFET, thereby indicating enhancement of hot carrier immunity in the former. agreement of modeled and simulated surface potential and electric distribution of MLaG-RC design, along the channel for different drain biases, thereby validating the model results for low-and high-drain biases for sub-50 nm device dimensions. DIBL and sub-threshold swing are two important parameters to determine the short channel immunity of a device.
The relative threshold voltage, subthreshold performance and DIBL of RC structures with and without multi-layered gate dielectric architecture for different NJDs are reflected from figures 5 and 6. It has been observed that as NJD increases, both DIBL and subthreshold slope decrease and the threshold voltage increases. This comes from the fact that as NJD increases, carriers in the channel require higher energy to surmount the potential barrier round the corner, thereby raising Figures 7(a) and (b) demonstrate that although MLaG-RC structure exhibits nearly the same drain current in the sub-threshold regime, i.e. the off-state leakage current, as compared to conventional RC MOSFET, the proposed design shows a significant on-state current enhancement in terms of higher I ON /I OFF . This performance enhancement is mainly because of the increased gate controllability over the channel due to the multi-layered high-k gate architecture that reduces the EOT. An improved switching characteristic, with the proposed design, has also been observed clearly from I ON /I OFF values specified in figures 7(a) and (b). The effect of drain bias on the drive current performance of the proposed design has also been illustrated in figure 7(c) , indicative of the fact that a higher drive current can be achieved by increasing the drain bias. The effect of the upper gate oxide dielectric (i.e. ε ox2 ) on the drive current performance has been studied in figure 8 . Results reveal that increasing ε ox2 enhances the on-state drive current without degrading the off-state leakage current; and hence improving the device switching behavior as is clear from I ON /I OFF values specified in figure 8. Figure 9 depicts the effect of NJD variation on the drain current performance of MLaG-RC MOSFET in the subthreshold regime. Close proximity between the calculated and simulated results, in the sub-threshold regime, is seen, thereby validating the sub-threshold drain current model. Further, by reducing NJD, drive current performance can be enhanced in the proposed design. This is attributed to the fact that with increase in NJD (or groove depth), potential barrier at the corners increases, thereby lowering the carrier velocity and thus the driving current. The impact of channel doping on the drive current performance of MLaG-RC design has also been studied as shown in figure 10 . Increase in the channel doping, increases the device's threshold voltage leading to drive current degradation and hence, deteriorating the switching characteristics in terms of I ON /I OFF . The present work also provides valuable design insights in the performance of nanoscale MLaG-RC MOSFET and hence serves as a tool to optimize important device and technological parameters in the sub-50 nm regime of operation. Figure 11 shows that the sub-threshold performance is improved by increasing the groove depth. For a device with a higher groove depth, lower substrate doping is required to achieve improved sub-threshold performance as is clear from figure 12. Results also reflect that in order to achieve better device switching from OFF state to ON state, the analyzed device should be designed with a high threshold voltage, thereby providing optimization for high-performance switching applications. Further, figure 12 predicts that a higher substrate doping is required to achieve higher V th and hence, the improved sub-threshold performance. Figure 13 shows NJD variation with S/D junction depths for different groove depths. Results indicate that a lower S/D junction depth proves to be beneficial in terms of higher NJD; thus, boosting the corner effects and hence, resulting in the punchthrough and DIBL reduction as is clear from figure 6. Higher NJD, on the other hand, also increases the device's threshold voltage and degrades the driving current due to potential barriers augmentation at the corners with increase in NJD. Thus, careful engineering of S/D junction depths, NJDs and groove depths can achieve an optimal high-performance device design in terms of short channel effect immunity and hot carrier effect immunity. Properly optimized lower NJD (or lower groove depth) combined with low-substrate doping design can improve the device analog performance, unlike the case for logic and switching applications where a higher NJD is desired. Figure 13 (inset) predicts NJD variation with the upper gate oxide permittivity for different groove depths. Results reveal that NJD remains almost a constant with increase in the upper gate oxide permittivity and hence, the incorporation of high-K gate stack architecture does not add much to the complexity of MLaG-RC MOSFET design.
Conclusion
We have developed and analyzed a 2D analytical sub-threshold model for the proposed MLaG-RC MOSFET design; and hence, presenting it as an attractive solution for the ongoing integration process in analog and digital design technology. Continued scaling of SiO 2 -based gate dielectrics necessitates the introduction of high-K materials for sub-50 nm technology node. Results reveal that MLaG-RC design is superior to RC design in all aspects providing superior performance in terms of reduced DIBL, S and V th ; and improved on-state drive current without degrading the off-state leakage current. Device performance of MLaG-RC MOSFET design can be enhanced further by tuning the device parameters such as ε ox2 , N a and NJD. The proposed MLaG-RC design, hence, presents its applicability for high speed logic and low standby power (LSP) applications.
